

06/22/99

ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

DOCKET NUMBER: UK999026

Transmitted herewith for filing is the Patent Application of:

Inventor(s): H E Butterworth

For: DATA PROCESSING SYSTEMS AND METHOD FOR PROCESSING TASKS IN SUCH SYSTEMS

Enclosed are:

☒ Patent Specification and Declaration

☒ 3 sheets of drawing(s)

☒ An assignment of the invention to International Business Machines Corporation (includes Recordation Form Cover Sheet)

☒ A certified copy of a United Kingdom application filed on 25 March 1999, Serial Number 9906792.8

Information Disclosure Statement, PTO 1449 and copies of references

The fee has been calculated as shown below:

For	Number Filed	Number Extra	Rate	Fee \$
Basic Fee				\$ 760.00
Total Claims	10 - 20		x 18 =	
Independent Claims	3 - 3		x 78 =	
MULTIPLE DEPENDENT CLAIM PRESENTED			260 =	
TOTAL				\$ 760.00

☒ Please charge my Deposit Account No. 09-0468 in the amount of \$760. A duplicate copy of this sheet is enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account 09-0468. A duplicate copy of this sheet is enclosed.

☒ Any additional filing fees required under 37 CFR §1.16.

☒ Any patent application processing fees under 37 CFR §1.17.

#### CERTIFICATE OF MAILING

I hereby certify that the above paper/fee is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Commissioner of Patents and Trademarks, Washington, DC 20231

Date of Deposit June 22, 1999

Person mailing paper/fee Wendy R. Petrovich

Signature \_\_\_\_\_

Respectfully submitted

*Jay P. Shrollini*

Jay P. Shrollini  
Registration No. 36,266

IBM Corp, IP Law Dept,  
T J Watson Research Center, PO Box 218,  
Yorktown Heights, New York 10598.  
Telephone: (914)945- 2587

U.S. PTO  
09/338035  
06/22/99

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

INTERNATIONAL BUSINESS MACHINES CORPORATION

**DATA PROCESSING SYSTEMS AND METHOD FOR  
PROCESSING TASKS IN SUCH SYSTEMS**

Field of the Invention

5           The present invention relates generally to a method for processing tasks in data processing systems and more particularly to the scheduling of tasks in such systems.

Background of the Invention

10           In some computing applications, for instance the control of an I/O adapter, tasks to be processed by code executing on an adapter microprocessor are scheduled by placing the tasks onto a queue. When a task is processed, it is taken from the queue and the code for processing the task is loaded into the microprocessor, sometimes via  
15 an instruction cache (abbreviated hereinafter to i-cache). To take the example of a storage array adapter, various different tasks are defined, for example RAID 5 write and read operations, DMA hardware programming operations etc. During operation of the adapter, the  
20 different scheduled tasks are interleaved on the task queue and each task is processed in turn. Moving from one task to the next on the queue will often necessitate the execution of different code on the processor and  
25 therefore the loading of different code into the instruction cache. Such an arrangement does not provide a good i-cache hit ratio and therefore the overall performance of the system is adversely impacted.

30           Various techniques are known in the art for optimising cache efficiency and improving the i-cache hit ratio. The simplest technique may perhaps be to make the

i-cache larger so that code for processing multiple tasks can fit into the cache. However the developer of code may not be able to make use of such a solution if the additional cost associated with a larger cache is not acceptable. Furthermore, if the i-cache is located on the microprocessor chip then its size cannot be altered. Other known techniques for improving i-cache hit ratio involve use of branch prediction, prefetching and the like.

It would be desirable to provide a technique to improve the i-cache hit ratio in a data processing system.

#### Disclosure of the Invention

According to one aspect of the present invention there is provided a method for processing tasks in a data processing system including a microprocessor and an instruction cache and wherein tasks of different types are defined in the system, each task type having code associated therewith, the tasks being processed in order by loading the code associated with the task into the instruction cache for execution on the microprocessor, the method comprising the step of placing tasks of like type into a batch such that tasks in a batch are processed before processing the next ordered task.

Thus in a data processing system according to the present invention, outstanding tasks are sorted into batches where each batch consists of tasks which all require the same code to be executed. This arrangement is especially advantageous in the case where the code

associated with a batched task fits completely within the i-cache. Each batch can then be processed in one looping operation without incurring the penalty associated with i-cache misses. Even where the code is larger than the i-cache, the invention provides some benefit in terms of i-cache hit ratio provided that the code is less than twice the size of the i-cache.

In accordance with a preferred feature of the invention, the i-cache hit ratio can be further optimised in the case where the code associated with at least one type of task is not capable of being fully loaded into the instruction cache. In this case the code is adapted such that it is logically divided into at least two portions by one or more break points defined within the code. When the code is executed by the microprocessor, a command defined at the break point causes the scheduling of a further task for future execution of the code of a second portion. The break point is defined such that the first portion of code can fit completely within the i-cache. If the second portion of code does not fit completely within the i-cache then a further break point may be defined in the code. It is convenient to define the portions such that they fall between and not within operations which must be performed atomically.

Thus the code executed on the microprocessor is effectively broken up into cache size portions to improve the i-cache hit ratio. This high-level restructuring of code is a significant departure from known methods of optimising i-cache efficiency, most of which focus at a

lower level, looking at branch prediction, prefetching and the like.

5           Although it would be possible in some embodiments to sort the tasks after they are ready for execution, it is preferred that each task is placed in the appropriate batch at the time it is identified.

10           According to another aspect of the invention there is provided a computer program product comprising a computer usable medium having computer readable program code means embodied in the medium for processing tasks in a data processing system, the data processing system including a microprocessor and an instruction cache and  
15           wherein tasks of different types are defined in the system, each task type having code associated therewith, the tasks being processed in order by executing the associated code on the microprocessor, the program code means comprising code means for scheduling tasks of like  
20           type into a batch such that tasks in a batch are processed before processing the next ordered task.

            According to a further aspect of the invention there is provided a data processing apparatus comprising a  
25           microprocessor and an instruction cache wherein tasks of different types are defined in the system, each task type having code associated therewith, the apparatus including:       means for processing the tasks in order by loading the associated code into the instruction cache  
30           for execution on the microprocessor; and means for scheduling tasks of like type into a batch, wherein the

means for processing the tasks is operable to process the tasks in a batch before processing the next ordered task.

#### Brief Description of the Drawings

5 A preferred embodiment of the present invention will now be described with reference to the accompanying drawings in which:

10 Figure 1 is a schematic representation of a processing apparatus embodying the invention;

15 Figure 2 is a flow diagram showing the steps involved in a task scheduling method according to a preferred embodiment of the invention;

20 Figure 3 is a flow diagram showing the steps involved in a task queue processing method according to a preferred embodiment of the present invention;

25 Figure 4 is a schematic representation of the blocks of code involved in a RAID 5 read operation in the processing apparatus; and

30 Figure 5 is a flow diagram showing the task scheduling steps involved in a RAID 5 read operation in the processing apparatus.

#### Description of the Preferred Embodiments

30 With reference first to Figure 1, there is shown a processing apparatus 10 comprising a microprocessor 12 and DRAM 14 for storing data. Also provided as part of the processing apparatus is a ROM 16 in which is stored

firmware that executes on the microprocessor to provide a variety of different services within the apparatus. The firmware is loaded from ROM to DRAM on initialisation of the apparatus. The processing apparatus further includes  
5 external interface logic 18 for communicating with external devices. In the case where the processing apparatus is part of a storage controller, the external interface logic is set up to communicate in a known manner with a host system and a storage subsystem.

10 In the present embodiment, the microprocessor includes a cache serving as an instruction cache (i-cache) 19. A typical on-chip i-cache is 16KB in size. The cache may also serve as a data cache or there may be  
15 a separate data cache implemented in the microprocessor. The operation of the data cache is not important in the context of the present embodiment so for present purposes only the i-cache is shown. It will be appreciated that the present invention is equally applicable to systems  
20 where the i-cache is separate to the microprocessor.

In operation, the processing apparatus carries out work by scheduling tasks for processing by code executing on the microprocessor. When a task is scheduled it is  
25 placed on a queue (or alternatively a list or the like) and when it reaches the head of the queue, the code required to process the task is loaded from DRAM into the i-cache and thence to the microprocessor. Execution of the code for one type of task may result in the creation  
30 of further tasks to be added to the queue for later processing. When the task is complete, the next task in the queue is processed. If the next task is of a



different type in that it requires a different portion of code, the new code is loaded into the i-cache and the task is processed. As described above, prior systems process tasks in the natural order in which they become ready for processing and this can result in poor i-cache hit ratio.

In accordance with the present embodiment, the task queue is managed in a different fashion, in that tasks of like type (i.e. tasks which require the same code path in the i-cache) are processed in batches such that if a task of a particular type already exists on the queue, then a subsequently scheduled task of the same type is grouped with the existing task instead of being placed at the tail of the queue. When the existing task reaches the head of the queue and the associated code is loaded into the i-cache, the microprocessor processes both tasks of the group using the same code before moving onto the next task in the queue.

This task scheduling process can be understood with reference to the process shown in Figure 2 which starts at step 20. At step 22, the process is shown as waiting for a new task to be scheduled. At step 24, a new task is identified and at step 26, a determination is made as to whether the task queue already includes a task of the same type as the new task. If yes, the new task is batched with the existing task(s) at step 28. If No, the new task is added to the end of the queue at step 30.

The processing of the task queue will now be described with reference to the process shown in Figure 3

which starts at step 40. At step 42, assuming that queue is not empty, a task is taken from the head of the queue. At step 42, the code for processing the task is loaded line by line from the DRAM into the i-cache and executed on the microprocessor (step 46). On completion of the task, a determination is made at step 48 as to whether there is a batched task of the same type as the previously processed task. If yes, the batched task is processed by executing the code already located in the i-cache. If no, the process moves to the next task in the queue. Thus in the case where the code associated with a batched task can completely fit within the i-cache, the tasks in a batch can be processed without incurring the penalty of i-cache misses.

It will be appreciated that the present invention is applicable to the use of different batch types on the one task queue. In the case where the processing apparatus of the present embodiment is a storage controller, the different batch types might be I/O starts, I/O completions, Program DMA hardware etc.

Next will be described an enhanced feature of the present embodiment in which the i-cache hit ratio is further improved. In the foregoing description, the i-cache hit ratio is optimised when the code associated with each task can fit within the i-cache such that when subsequent tasks of a batch are processed, all the code needed for the processing is contained within the i-cache. In real applications, this may not be true for every task defined with the apparatus. Therefore in accordance with the enhanced feature, the code is adapted

such that it is logically divided into portions each of which can load into the cache.

This may be understood with reference to the example of a RAID 5 read operation in the case where the processing apparatus is a storage controller. In Figure 4 there is shown a schematic representation of the code involved in such an operation in the case where the read data requested by the host is held within a cache in the controller (no access to disk being required). In the present embodiment, the code is logically divided into five blocks each of which relates to a different process involved in the read operation.

Transaction In (B1): the host transaction is routed to the RAID 5 firmware component and some initial processing is performed to determine that the transaction parameters are valid;

RAID 5 READ cache lookup (B2): the data cache is checked for the data requested by the host;

Program DMA (B3) : DMA hardware is set-up to DMA data from data cache to host system;

DMA Complete (B4) : DMA hardware is reallocated for use by subsequent DMA operations;

Transaction Complete (B5): Message is sent to host to signal completion of transaction.

Assume for the sake of this example that the i-cache is capable of holding the 'DMA Complete' and 'Transaction Complete' code blocks together and is further capable of holding the 'Transaction In' and 'RAID 5 Read cache lookup' blocks together. However it is not capable of holding together the three blocks: Transaction In, RAID 5 Read cache lookup and Program DMA. By the term 'capable' is meant that the cache is both large enough to hold the code and further that there is no other reason why multiple blocks of code may not be loaded into the cache (e.g. memory clash).

In the absence of the preferred feature of the invention, when a task is scheduled for carrying out a RAID 5 read operation, the three blocks B1 to B3 will be loaded sequentially into the cache such that the block B3 code will displace at least some of the block B1 code in the cache. If there is a further RAID 5 read task in the RAID 5 read batch on the queue, the processing of the further task will result in an i-cache miss for the 'Transaction In' block of code.

To address this problem, the preferred feature provides for a logical division of the code by providing a break point between the B2 and B3 blocks. In accordance with the present embodiment, this break point takes the form of a command to schedule a task to carry out the Program DMA operation. This further task will be added to the queue. In general terms therefore, a break point is inserted into the code by the code developer to provide a logical division of the code into portions that can be held as a unit in the i-cache. The break points will be

positioned to satisfy this criteria, preferably also that such that each break point falls between and not within operations which must be performed atomically. Suitable locations for break points may be devised by compiling the code associated with a task and determining whether the compiled code is capable of fitting into the cache. If not the source code can then be analysed to find a suitable break point such that the compiled code will fit within the cache. In the present example, blocks B1 and B2 form a first portion, block B3 forms a second portion and blocks B4 and B5 form a third portion.

To further aid the understanding of this enhancement, there will next be described the task scheduling process undergone in the processing apparatus during a RAID 5 read operation in the case where the requested data is already held in a data cache in the apparatus.

Referring now to Fig. 5, the process starts at step 60 where the processing apparatus receives a read transaction from the host and determines that the read involves a RAID 5 read operation and schedules a task on the task queue. This task, which may for convenience be referred to as a 'RAID 5 read' task, may be added to the tail of the queue or may be batched with other like tasks in a manner described above with reference to Figure 2.

At step 62, when the task reaches the head of the queue, it is processed and the relevant code (starting with the 'Transaction In' code) is loaded from DRAM for execution on the microprocessor (step 64). The

'Transaction In' code block completes and the 'RAID 5 Read cache lookup' block is also loaded into the i-cache. This is executed and a determination is made that the requested data is present in the data cache. In accordance with the present embodiment, on completion of this operation, a command in the 'RAID 5 read cache lookup' code causes a task to be scheduled for later execution of the 'Program DMA' operation (step 66). This task is either added to an existing 'Program DMA' batch on the queue or if no instances of this batch are on the queue, then it is added to the tail of the queue.

It should be noted that, if at this point, it is determined that there are further 'RAID 5 read' tasks in the batch, then these will be processed in a manner described above with reference to Figure 3. As previously indicated, because the blocks B1 and B2 are already located within the cache, this further task will be processed without i-cache misses.

When the Program DMA task reaches the head of the queue, the code is loaded into the i-cache for execution by the microprocessor. On completion of this operation, a further task is scheduled at step 70, to carry out a DMA complete operation. Note that there is a natural break between 'Program DMA' and 'DMA complete' operations during which the DMA data transfer is carried out. Again, the 'DMA complete' may be added to a batch or alternatively to the tail of the queue. If there are other 'Program DMA' tasks in the batch, these are then processed as described above.

5       When the 'DMA complete' task reaches the head of the queue, it is processed by sequentially loading the 'DMA complete' and 'Transaction Complete' code blocks into the i-cache during execution of the code blocks by the microprocessor (step 74). When this task completes, and assuming that there are no batched 'DMA' tasks on the queue, the process ends at step 76.

10       While an embodiment of the invention has been described in detail above, it will be apparent to those skilled in the art that many variations and modifications can be made without departing from the scope of the invention. In particular, it will be clear that the feature of the invention whereby the code is broken-up into i-cache sized chunks may be used in environments  
15       other than the storage controller described above.

## CLAIMS

1. A method for processing tasks in a data processing system including a microprocessor and an instruction cache wherein tasks of different types are defined in the system, each task type having code associated therewith, the tasks being processed in order by loading the associated code into the instruction cache for execution on the microprocessor, the method comprising the step of placing the tasks of at least one task type into a batch such that the tasks in a batch are processed before processing the next ordered task.
2. A method as claimed in claim 1 wherein the code associated with at least one type of task fits within the instruction cache, the method comprises the further steps of: processing such a task by loading the associated code into the instruction cache and executing the code on the microprocessor, and, on a determination that there is a further task of like type in the batch, executing the loaded code to process the further task.
3. A method as claimed in claim 1 wherein the code associated with at least one type of task is not capable of being loaded as a whole into the instruction cache, the code being logically divided at one or more break points into two or more portions, and wherein during processing of such a task, the method comprises the further steps of responding to a break point defined within a first portion of the code to schedule a further task for future execution of a second portion of the code.



4. A method as claimed in claim 3 wherein the further scheduled task is placed in a batch of like tasks.

5. A method as claimed in claim 3 wherein each of portions of code defines an atomic operation.

10 6. A method as claimed in claim 1 , wherein a task is placed in a batch at the time the task is scheduled.

7. A method as claimed in claim 1 wherein the tasks are managed as a queue.

15 8. A computer program product comprising a computer usable medium having computer readable program code means embodied in the medium for processing tasks in a data processing system, the data processing system including a microprocessor and an instruction cache and wherein tasks of different types are defined in the system, each task type having code associated therewith, the tasks being processed in order by executing the associated code on the microprocessor, the program code means comprising  
20 code means for scheduling tasks of like type into a batch such that tasks in a batch are processed before processing the next ordered task.

25 9. Data processing apparatus comprising a microprocessor and an instruction cache wherein tasks of different types are defined in the system, each task type having code associated therewith, the apparatus  
30 including:

means for processing the tasks in order by loading the associated code into the instruction cache for execution on the microprocessor; and

- 5 means for scheduling tasks of like type into a batch, wherein the means for processing the tasks is operable to process the tasks in a batch before processing the next ordered task.

- 10 10. Data processing apparatus as claimed in claim 9 wherein the microprocessor and i-cache are embodied on a single chip.

## ABSTRACT OF THE DISCLOSURE

Described is a method and apparatus for processing tasks in a data processing system including a microprocessor and an instruction cache. Tasks of different types are defined in the system with each task type having code associated therewith. The tasks are managed in a queue and are processed in order by loading the associated code into the instruction cache for execution on the microprocessor. The method comprises the steps of scheduling tasks of like type into a batch such that tasks in a batch are processed before processing the next ordered task. In the case where the code associated with a batched task fits within the instruction cache, the tasks in a batch can be processed without incurring the penalty associated with instruction cache misses.




FIG. 1




FIG. 2




FIG. 3





FIG. 4

FIG. 5

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### DATA PROCESSING SYSTEMS AND METHOD FOR PROCESSING TASKS IN SUCH SYSTEMS

the specification of which (check one)

☒ X is attached hereto.

\_\_\_\_\_ was filed on  
as Application Serial No.  
and was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, CFR 1.56.

I hereby claim foreign priority benefits under Title 35, USC 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

#### Prior Foreign Application(s):

9906792.8	United Kingdom	25/03/99	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
Number	Country	Filing Date	Priority Claimed
		Day/Month/Year	

I hereby claim the benefit under Title 35, USC 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, USC 112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, CFR 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

#### Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Manny W. Schecter, Reg. No. 31,722; William B. Porter, Reg. No. 33,135; Douglas W. Cameron, Reg. No. 31,596; Kevin M. Jordan, Reg. No. 40,277; Stephen C. Kaufman, Reg. No. 29,551; Richard M. Ludwin, Reg. No. 33,010; Daniel P. Morris, Reg. No. 32,053; Louis J. Percello, Reg. No. 33,206; Jay P. Sbröllini, Reg. No. 36,266; Stephen S. Strunck, Reg. No. 28,672; Robert P. Tassinari, Reg. No. 36,030; Robert M. Trepp, Reg. No. 25,933; Marc D. Schechter, Reg. No. 28,989; Louis P. Herzberg, Reg. No. 41,500.

Send all correspondence to:

Jay P. Sbröllini  
IBM Corp, IP Law Dept,  
T J Watson Research Center, PO Box 218,  
Yorktown Heights, New York 10598.  
Telephone: (914)945- 2587

---

FULL NAME OF SOLE OR FIRST INVENTOR: **Henry Esmond Butterworth**

INVENTOR'S SIGNATURE: *x Henry Esmond Butterworth*

DATE: *21 May 1999*

RESIDENCE:

23 Maytree Road, Chandlers Ford, Hampshire SO53 5RT,  
United Kingdom

CITIZENSHIP:

British

POST OFFICE ADDRESS:

As above